O
O
Oleg2016-01-12 12:17:41
Electronics
Oleg, 2016-01-12 12:17:41

How to organize data transfer from ADC via Ethernet PHY?

Good afternoon.
I am developing a new device - one scientific device, a task that is quite new to me.
In the device, I need to digitize the data and transfer it further for storage and analysis.
I use two 8-bit ADCs with speeds up to 80 MSPS.
The initial idea was to transfer data from the ADC to the CY7C68013A controller, which works as a high-speed FIFO-USB. The problem is that the equipment is located on the street, and the main computers are in the building, at some distance. Accordingly, it is necessary to organize communication via Ethernet or even optics.
This requires an additional computer on site that takes the data from the USB (actually two devices, so the traffic is doubled) and sends it further over the network. Obviously, a miniature solution, like the Raspberry PI) will not cope here, and a full-fledged computer complicates and increases the cost of the system too much.
Based on this, I would like to implement a direct "bridge" between the parallel data bus and the ethernet phy chip, without noticeable speed drops.
I know what similar solutions do on FPGA, but I'm afraid I'm not at all strong in this area, I've never worked with programmable logic and I don't know languages ​​like VHDL. If you do this, you will need additional time to purchase demo boards, study and develop them. The final price of chips is also somewhat frightening.
Is it possible in this case to use a sufficiently powerful ARM microcontroller (for example, from top-end stm32), can the chip cope with fast data copying from the ADC to ethernet phy?
Perhaps there are some ready-made (and most importantly, not very difficult to extract) solutions?
Broadcast over the network I think using UDP, to reduce overhead.
Thank you.

Answer the question

In order to leave comments, you need to log in

2 answer(s)
I
iv_k, 2016-01-13
@iv_k

Is it possible in this case to use a sufficiently powerful ARM microcontroller

Look then towards DSP or DSP+ARM soc. the main thing is to be able to drive from the ADC interface via DMA directly to the 1gb ethernet.

E
Emil, 2016-01-12
@Emil2014

Will anything work? 80 MS/s * (2 * 8) bits = 1280 Mbps in pure data!
I transferred part of the algorithm to the FPGA next to the ADC. I transmit via RS485 at 1Mbps.

Didn't find what you were looking for?

Ask your question

Ask a Question

731 491 924 answers to any question